I added some more #pragma directives to the compiler, rambase and writebas, which specify the base address for reading and writing variables in RAM, to allow doe Superchip RAM and CBS RAM+.
There's also a #pragma zeropage deircetive and a zeropage type modifier, which allows setting a base address in zero page and declaration of zero page variables.
In addition, variables declared const are specifically allocated in ROM.