Jump to content

hyuma

New Members
  • Posts

    74
  • Joined

  • Last visited

Everything posted by hyuma

  1. I have 5.4v on one side of R137... I never measured yet R160 Inviato dal mio CLT-L09 utilizzando Tapatalk
  2. Voltage is about 5.45v. And no, I don't have nothing plugged on expansion module Inviato dal mio CLT-L09 utilizzando Tapatalk
  3. Q20: Base: 11.17v Emitter: 11.93v Collector 11.90v Q23: Base: 4.24v Emitter: 3.50v Collector: 7.86v Inviato dal mio CLT-L09 utilizzando Tapatalk
  4. I haven't nothing similar on that pins and also I replaced the oscillator with the same model and the situation didn't changed at all.. I tested 3 different new oscillator and still don't know why I haven't the 4.3mhz wave.. Inviato dal mio CLT-L09 utilizzando Tapatalk
  5. After 2 days of tinkering I start pointing finger to the area of the board near the Lm1889n because now I replaced ram sockets and the image appears and disappear like a scrambled TV... And also image is black/white. I just noticed that oscillator Y3 doesn't show me any freq on any of his pin, and I'm not sure if Lm1889n could be ok... Inviato dal mio CLT-L09 utilizzando Tapatalk
  6. TMS416415NL, but I'm 100% sure that ram are good because I have tested with arduino Inviato dal mio CLT-L09 utilizzando Tapatalk
  7. Ok so, the 2s and 14s pin have all continuity with VDP with no problem, also VDP have good continuity with Z80 too and voltages on RAM +5v pin8 is present, pin 1 have 0v and pin9 around +5v too Inviato dal mio CLT-L09 utilizzando Tapatalk
  8. Ohhhh ok, gotcha! Inviato dal mio CLT-L09 utilizzando Tapatalk
  9. DRAM 2 14 U10 pin 7 vdp 29 U11 pin 3 vdp 25 U12 pin 8 vdp 30 U13 pin 4 vdp 26 U14 pin 9 vdp 31 U15 pin 5 vdp 27 U16 pin 10 vdp 32 U17 pin 6 vdp 28 Like this? Inviato dal mio CLT-L09 utilizzando Tapatalk
  10. What's the scheme means? And yes z80, bios, Sram and vdp have good continuity between them, I checked all combinations possible Inviato dal mio CLT-L09 utilizzando Tapatalk
  11. Continuity between z80, Sram and BIOS is perfect, then I checked the continuity between vdp and DRAM by following the scheme in picture is good too.. Inviato dal mio CLT-L09 utilizzando Tapatalk
  12. When I was reading with logic analyzer I always put the probe on the data lines of Z80, I never used the data lines of BIOS.. Today i got new VDP but the old one is ok, there is the same issue with new one. The DRAM are 8 4164 but I tested with arduino code and they are good.. I have to check traces but they seems cleaned and ok.. Also this is where I get info for the mod https://gamesx.com/wiki/doku.php?id=av:cbs_coleco Inviato dal mio CLT-L09 utilizzando Tapatalk
  13. HOUSTON, WE GOT SOMETHING!! http://imgur.com/a/ldTDWMd http://imgur.com/a/J2DzH3G I found a little broken trace between Sram and BIOS and this is the situation now! OMG THERE IS LIFE!! I tested all DRAM and they're ok, I'm using this composite mod I made...[mention=66741]ChildOfCv[/mention] Inviato dal mio CLT-L09 utilizzando Tapatalk
  14. What I have to do? Sorry I didn't understood Inviato dal mio CLT-L09 utilizzando Tapatalk
  15. Socket are clean, like I cleaned also pins of ICs with IPA and deoxit... This is sampling wihtout VDP, reset is channel 8: https://ufile.io/kbgmeph6
  16. hey @ChildOfCv as I'm really, really stubborn, I made another sampling (the 11th!!!!) and now i made some changes on logic analyzer and now i'm not using the "auto restart sampling" function. In this sampling reset line is channel 8 (pin 26) and pin 15 of U5 is channel 9. https://ufile.io/lijg6tcw Check now the reset only happens at 0.5746397. Tell me what you think now
  17. It doesn't have the look a fake one: Inviato dal mio CLT-L09 utilizzando Tapatalk
  18. I tested the clock with oscilloscope and it's says around 3.58-3.6mhz. I also bought the Z80 from local shop and it doesn't seems fake because i cleaned with IPA to test if label was painted...
  19. @ChildOfCv At 9th attempt, by changing the setting to 50Msa on the logic analyzer i manage to have a sampling with change state of reset line: https://ufile.io/kx0lb3sw
  20. I have to change some settings on the logic analyzer and try to resample? Inviato dal mio CLT-L09 utilizzando Tapatalk
  21. ok @ChildOfCv Here the sampling: channel 0 = pin 14 channel 1 = pin 15 channel 2 = pin 12 channel 3 = pin 8 channel 4 = pin 7 channel 5 = pin 9 channel 6 = pin 10 channel 7 = pin 13 channel 8 = pin 15 (U5) channel 9 = pin 26 (U1) https://ufile.io/u72hem52 I have used 5V TTL. I noticed on logic anaylzer software that reset line change state from hi to lo when i press reset.. but watching the csv files, seems like the line is always hi, there is always "1"...
  22. Yes I've done like that but i think no changing... I made 3 other sampling tests, but i think is the same: https://ufile.io/e66fd900
  23. yes keep pushed reset then sampling.. but just for sure i made another sampling: https://ufile.io/zg96x3b5
  24. Nope, pin 1,2,3,4,5,6 and 15 as you said Inviato dal mio CLT-L09 utilizzando Tapatalk
  25. Ok, done, here is the link: https://ufile.io/en111f96 edit, I updated the link because i made a mistake!
×
×
  • Create New...